



## "Atomistic" Simulation of Decanano Devices

A. Asenov

A. R. Brown, J. H. Davies, S. Kaya, G. Slavcheva  
Department of Electronics and Electrical Engineering  
University of Glasgow



S. Saini  
NASA Ames Research Centre



CHIPS 2000



### Summary

- ☐ Introduction
- ☐ Random Dopant Fluctuations
- ☐ Single Charge Trapping
- ☐ Oxide Thickness Fluctuations
- ☐ Conclusions

CHIPS 2000



### Scaling of MOSFETs to decanano dimensions (International Roadmap for Semiconductors - 1999 Edition)

Year	1999	2001	2004	2008	2011	2014
MPU Gate Length (nm)	140	100	70			
Oxide thickness (nm)	1.9-2.5	1.5-1.9	1.2-1.5			
Drain extensions (nm)	42-70	30-50				

Solution exists

Solution Being Pursued


No Known Solutions



CHIPS 2000



### 'True' dopant distribution in a 50x50 nm MOSFET




CHIPS 2000



### 'True' dopant distribution in a 50x50 nm MOSFET



Side view





Top view

CHIPS 2000



### TEM view of ultrathin gate oxides




H.S. Momose et al.  
IEEE Trans. Electron Dev.  
45 691 (1998)

A. Chin et al.  
IEEE Electron Dev. Lett.  
18 417 (1997)

CHIPS 2000



## MOSFET with 8 nm gate length



H. Kawagura et al.  
1999 Silicon Nanoelectronics Workshop

ChIPPS 2000

## Summary

- ☐ Introduction
- ☐ Random Dopant Fluctuations
- ☐ Single Charge Trapping
- ☐ Oxide Thickness Fluctuations
- ☐ Conclusions


ChIPPS 2000

## ☐ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections

ChIPPS 2000

## Solution domain in 3D 'atomistic' simulation




50x50 nm MOSFET

- ☐ 3D drift-diffusion simulations
- ☐ Fine grain discretisation
- ☐ Statistical ensembles of microscopically different devices
- ☐ Estimation of averages and standard deviations

ChIPPS 2000

## Typical results of 3D 'atomistic' simulation for a 50x50 nm MOSFET




Potential distribution

Electron concentration

Current density

ChIPPS 2000

## I-V characteristics of an ensemble of 50 microscopically different Devices




$L_{gg} = 50 \text{ nm}$   
 $W_{gg} = 50 \text{ nm}$   
 $N_A = 5 \times 10^{18} \text{ cm}^{-3}$   
 $t_{ox} = 3 \text{ nm}$

$N_A$   
 $y$

ChIPPS 2000




### Threshold voltage vs. number of dopants in the gate depletion region




CHIPPS 2000

### Potential distribution in two microscopically different 50x50 nm MOSFETs




CHIPPS 2000

### Threshold voltage asymmetry in a 50x50 nm MOSFET




CHIPPS 2000

### Threshold voltage and threshold voltage lowering as a function of the channel length




CHIPPS 2000

### Standard deviation in the threshold voltage as a function of the effective channel length



CHIPPS 2000


### Standard deviation in the threshold voltage as a function of the effective channel width



CHIPPS 2000



Standard deviation in the threshold voltage as a function of the doping concentration




ChIPPS 2000

### □ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections


ChIPPS 2000

Random dopant resistant MOSFET architectures




ChIPPS 2000

Standard deviation in the threshold voltage as a function of the thickness of the epitaxial undoped channel layer




ChIPPS 2000

Standard deviation in the threshold voltage as a function of the doping concentration in the epitaxial channel



ChIPPS 2000


Standard deviation in the threshold voltage as a function of the doping concentration behind the epitaxial channel



ChIPPS 2000




# Standard deviation in the threshold voltage as a function of the $\delta$ -doping concentration $Q_\delta$ in epitaxial $\delta$ -doped MOSFETs



CHPPS 2000

## Potential distribution




CHPPS 2000

## □ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections


CHPPS 2000

## Potential distribution at the Si/SiO<sub>2</sub> interface and the Poly-Si/ SiO<sub>2</sub> interface




CHPPS 2000

## Dependence of $\sigma V_T$ on the oxide thickness $t_{ox}$ for single crystal silicon gate and metal gate MOSFETs



CHPPS 2000


## Dependence of $\sigma V_T$ on the gate doping concentration



CHPPS 2000



### Increase in the threshold voltage standard deviation associated with the single crystal silicon gate



ChIPPS 2000

### The density gradient approach (at low drain voltage)

- Solve self-consistently

$$\nabla \cdot (\epsilon \nabla \psi) = -q(p - n + N_D^+ - N_A^-)$$

$$2b_b \frac{\nabla^2 \sqrt{n}}{\sqrt{n}} = \phi_n - \psi + \frac{kT}{q} \ln \frac{n}{n_i}$$


- Solve

$$\nabla \cdot \mu_n n \nabla V = 0$$

to extract the current


ChIPPS 2000

### Effect of the poly-Si gate grain boundaries on the threshold voltage



ChIPPS 2000

### Quantum mechanical threshold voltage shift as a function of the doping concentration




ChIPPS 2000

### □ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections

ChIPPS 2000


### Quantum mechanical charge distribution in the inversion layer



ChIPPS 2000




# Potential and electron distribution in a 30x50 nm MOSFETs




CHPPS 2000

# Average threshold voltage as a function of the gate length in 50 nm wide MOSFETs



CHPPS 2000

# Threshold voltage lowering as a function of the gate length in 50x50 nm MOSFETs




CHPPS 2000

# Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

CHPPS 2000


# Random telegraph signal in a 0.15x0.97 μm<sup>2</sup> MOSFET



Z. Çelik-Butler et al.  
IEEE TED 47 646 (2000)

CHPPS 2000


# The effect of a single electron trapping on potential and electron concentration



CHPPS 2000




Relative RTS amplitude as a function of the drain current for a set of square MOSFETs




ChIPPS 2000

Drain current dependence of the highest RTS amplitudes in a 50x50 nm MOSFET with continuous doping and random discrete dopants




ChIPPS 2000

Effect of single electron trapping on the threshold voltage in decanano MOSFETs with square geometry




ChIPPS 2000

Distribution of the RTS amplitudes in a 50x50 nm MOSFET with continuous doping and random discrete dopants



ChIPPS 2000

Potential distributions in a 50x50 nm MOSFETs (bottom). Magnitude of the RTS amplitude associated with a single electron trapping (top).



ChIPPS 2000


## Summary

- ☐ Introduction
- ☐ Random Dopant Fluctuations
- ☐ Single Charge Trapping
- ☐ Oxide Thickness Fluctuations
- ☐ Conclusions

ChIPPS 2000




### Thickness fluctuations of ultrathin gate oxides




CHIPS 2000

### Reconstruction of the Si/SiO<sub>2</sub> interface topology




CHIPS 2000

### Digitisation of the Si/SiO<sub>2</sub> interface topology




CHIPS 2000

### Simulation of oxide thickness fluctuation effects




CHIPS 2000

### Average threshold voltage as a function of the average oxide thickness in a 30x30 nm MOSFET



CHIPS 2000


### Threshold voltage distributions for different correlation lengths



CHIPS 2000




Threshold voltage standard deviation as a function of the oxide thickness



CHIPS 2000

Threshold voltage standard deviation as a function of the correlation length



CHIPS 2000

## Summary

- ☐ Introduction
- ☐ Random Dopant Fluctuations
- ☐ Single Charge Trapping
- ☐ Oxide Thickness Fluctuations
- ☐ Conclusions

CHIPS 2000

## Conclusions

- ☐ When the devices are scaled to decanano dimensions the discreteness of charge and matter introduces significant 'intrinsic' parameter fluctuations.
- ☐ Atomic level 3D process and device modelling on statistical scale is required to understand the effects, the scale of the fluctuations and to design fluctuation resistant devices.

CHIPS 2000